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[571 ABSTRACT 
Parallelled charge transfer channels have multiple- 
phase-clocked gate electrodes overspanning them in 
one of a number of arrangements conditioning the trans- 
fer of charge packets in opposing directions in adjacent 
charge transfer channels. Three-phase, four-phase, five- 
phase and six-phase clocking arrangements constructed 
in three layers of polysilicon embody the invention. 
ED-21, NO. 12,12/74, pp. 758-767. 
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OPPOSITE DIRECTION MULTIPLE-PHASE 
CLOCKING IN ADJACENT CCD SHIFT 
REGISTERS 
The invention described herein was made in perfor- 
mance of work under NASA Contract No. NAS 
5-27505 and is subject to the provisions of Section 305 
of the National Aeronautics and Space Act of 1958 (72 
Stat. 435; 42 U.S.C. 2457). 
This application is a file-wrapper continuing applica- 
tion (filed pursuant to 37 CFR 1.62) of application Ser. 
No. 646,103 filed Aug. 31, 1984, now abandoned. 
FIELD OF THE INVENTION 
The present invention relates to charge coupled de- 
vice (CCD) shift registers in parallel alignment to 
which clocking signals are applied for advancing 
charge packets in opposite directions in adjacent shift 
registers. 
BACKGROUND O F  THE INVENTION 
Such an arrangement is known for CCD shift regis- 
ters clocked in two phases. In this prior art CCD cir- 
cuitry pairs of first-polysilicon-layer and second- 
polysilicon-layer gate electrode structures cross adja- 
cent charge transfer channels. The first-layer and se- 
cond-layer gate electrode structures in each pair mean- 
der back and forth respective to each other to appear in 
opposite order in adjacent charge transfer channels, 
each cross-over/cross-under taking place over a chan- 
nel stop between adjacent charge transfer channels. 
Both the gate electrodes in each pair are connected to 
receive the same phase of clocking signal, and each 
succeeding pair of gate electrodes receives the phase of 
two-phase clocking signal complementary to the phase 
received by the preceding pair. The second-polysilicon- 
layer gate electrodes have barrier implantations into the 
substrate beneath them to determine the direction of 
charge transfer from the first-polysilicon-layer gate 
electrode towards the second-polysilicon-layer elec- 
trode for each pair of gate electrodes. Because of the 
cross-meandering of the pair of electrodes so they ap- 
pear in opposite order in adjacent charge transfer chan- 
nels, charge transfer is in opposing directions in adja- 
cent charge transfer channels. 
It is desirable to clock CCD shift registers in at least 
three phases, however, to obtain the best yields of us- 
able devices during semiconductor device manufactur- 
ing. Short-throughs between overlapping polysilicon 
layers which render a two-phase CCD shift register 
useless can be tolerated in multiple-phase CCD shift 
registers. CCD shift registers with multiple-phase 
clocking also have greater dynamic range since the 
fraction of the charge transfer channel taken up by 
potential barriers is smaller respective to the fraction of 
the channel in which potential wells are available for 
holding charge. 
Control of the direction of charge transfer in CCD 
shift registers using multiple-phase clocking signals is 
not normally determined by barrier implantations, but 
rather by the order in which the gate electrodes having 
different phases of clocking appear across the charge 
transfer channel. Multiple-phase-clocked CCD shift 
registers can be clocked in opposite phase sequence to 
reverse the direction of charge transfer, which is not 
possible with two-phase-clocked CCD shift registers 
using implanted barriers. Conventionally, clocking pha- 
2 
ses are denominated by ordinal numbers indicative of 
their normal order of succession in time. 
Gate electrodes which meander respective to each 
other along their widths, the present inventor points 
5 out, can be used to re-order the appearance of clock 
phases to be different in adjoining charge transfer chan- 
nels. A gate electrode can cross over one, or perhaps 
two, other gate electrodes in the area of the channel 
stop separating adjacent charge transfer channels. How- 
10 ever, the number of layers of polysilicon available for 
gate electrode structures is usually limited to three to 
keep the number of manufacturing steps within reason. 
It is desirable that cross-overs and cross-unders can be 
kept in the same layer of polysilicon as the gate elec- 
15 trodes being connected, to avoid having to ohmically 
contact a top-metallization cross-over. So, lay-out prob- 
lems are difficult to solve. 
In CCD imagers where image integration takes place 
in parallel CCD shift registers, preferably the gate elec- 
20 trodes are arranged such that the centers of picture 
elements (“pixels”) integrated in adjacent charge trans- 
fer channels are aligned in straight lines normal to the 
charge transfer channels. This imposes another con- 
straint on lay-out. 
SUMMARY OF THE INVENTION 
Parallelled charge transfer channels have multipie- 
phase-clocked gate electrodes overspanning them in 
one of a number arrangements conditioning the transfer 
30 of charge packets in opposing directions in adjacent 
channels. Three-phase, four-phase, five-phase and six- 
phase clocking arrangements constructed in three lay- 
ers of polysilicon each embody the invention. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
FIG. 1 is a lay-out of a gate electrode structure in 
three polysilicon layers, suitable for three-phase or six- 
phase clocking of adjacent charge transfer channels, so 
as to transfer charge in opposite directions in these 
40 channels in accordance with the invention. 
FIG. 2 is a lay-out of a gate electrode structure in 
three polysilicon layers, suitable for four-phase clocking 
of adjacent charge transfer channels, so as to transfer 
charge in opposite directions in these channels in accor- 
FIG. 3 is a lay-out of a gate electrode structure in 
three polysilicon layers suitable for five-phase clocking 
of adjacent charge transfer channels, so as to transfer 
charge in opposite directions in those channels, in ac- 
FIG. 4 and FIG. 5 depict modifications of lay-out 
that can be made to FIG. 1 structure, for example, to 
form other embodiments of the invention. 
In the FIGURES the first layer of polysilicon is 
55 shown in stipple; the second layer, in lower left to upper 
right cross hatch: and the third layer, in upper left to 
lower right cross hatch. The lay-outs are shown viewed 
from the top surface of the underlying semiconductor 
substrate. In this specification the words “top”, “bot- 
60 tom”, “over”, “under”, etc., unless otherwise specified, 
are used in accordance with the conventional parlance 
of semiconductor design engineers and do not refer to 
actual orientations in space that differ from that in ac- 
cordance with convention. Conventionally, the polysili- 
65 con layers are ordinally numbered in order of their 
successive disposition over the top surface of the semi- 
conductor substrate, and this convention is followed in 
the detailed description following. The first polysilicon 
25 
35 
45 dance with the invention. 
50 cordance with the invention. 
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layer per conventional CCD construction is insulated the first polysilicon layer, to appear on opposite sides of 
from the substrate top surface; and each succeeding them in adjacent ones of the plurality of charge transfer 
polysilicon layer is insulated from the preceding channels. The odd-suffix gate electrodes 16-1,16-3,16-5 
polysilicon layer, insulation being provided typically by of set 16 connect to 4~ clock phase terminal; the even- 
silicon oxide or nitride layers grown from a gaseous 5 suffix gate electrodes 16-2, 16-4, 16-6 of set 16 connect 
phase. Cross sections through a charge transfer channel to 4 ~ c l o c k  phase terminal. FIG. 1 has cut away in it the 
are, substantially at least, conventional and are not illus- portions of third-polysilicon-layer gate electrodes over- 
trated by figure. lapping the straight first-polysilicon-layer gate elec- 
trode 15-5 and the cross-meandering second-polysili- 
10 con-layer gate electrode 16-6, to make this relationship DETAILED DESCRIPTION 
A portion 5 of parallelled CCD shift register appara- easier to perceive. In charge transfer channel 11 the 
tus is shown in FIG. 1. A set 10 of parallel channel stop second-polysilicon-layer gate electrode 16-6 is above 
structures 10-1, 10-2, 10-3 (running from top to bottom the first-polysilicon-layer gate electrode 15-5, as de- 
of FIG. l) define a pair of adjacent charge transfer picted in FIG. l, and is clocked with the next successive 
channels 11, 12 (also running from tou to bottom of 15 clock-phase. This is so of every straight first-polysili- 
FIG. 1). In each of these charge transfer-channels 11,12 
charge is to be transferred in a direction opposite to the 
direction of charge transfer in the other. (This pair of 
charge transfer channels 11, 12 may be viewed as repre- 
sentative of any two adjacent charge transfer channels 
in a large array of parallelled charge transfer channels.) 
Charge transfer channels 11, 12 can be clocked in six 
successive phases 41, 42, 43, 44, 45, 46, applied to the 
terminals labelled 4.4, 4 ~ ,  +c, 4 ~ ,  (PE,and 4~respec -  
tively. Alternatively, charge transfer channels 11, 12 
can be clocked in three successive phases 41, $2, 43, 
with 41 being applied to the 4.4 and +D terminals, with 
42 being applied to the 4~ and 4~ terminals, and with 
43 applied to the 4c and 4~ terminals. The 4.4, 4B, +c, 
90, +E, and 9 ~ ,  terminals are represented as being con- 
nected via top metallization to the gate electrodes in the 
various layers of polysilicon. However, in practice the 
gate electrodes receiving the same phase of clocking 
signal may be in a comb structure, with the gate elec- 
trodes forming the teeth of the comb structure. The 
spine, or back, of the comb is then ohmically contacted 
and connected by top-metallization and bond wires to 
the clocking signal connections. 
A set 15 of gate electrodes, straight along their width, 
are formed in the first layer of polysilicon and cross the 
charge transfer channels 11, 12 at regular intervals. 
(The terms “length” and “width” respective to CCD 
gate electrodes are used in accordance with the conven- 
tion amongst CCD engineers. That is, the length of the 
gate electrode is measured in the direction of charge 
transfer; and the width in the direction normal to charge 
transfer. That is, the length of the gate electrodes in 
FIGS. 1, 2 and 3 is in the direction from top to bottom 
of figure; and the width, in the direction from left to 
right of figure.) The odd-suffix gate electrodes 15-1, 
15-3, 15-5 of set 15 of first-layer-polysilicon gate elec- 
trodes connect to 4~ clock phase terminal; the even-suf- 
fix gate electrodes 15-2, 15-4, 15-6 of set 15 connect to 
4,4 clock phase terminal. The set 15 of gate electrodes in 
the first pol ysilicon layer shield the underlying semicon- 
ductor substrate from the electrostatic induction effects 
of the cross-overs in the overlying second and third 
polysilicon layers, which will be presently described. In 
preferred embodiments of the invention, then, the gate 
electrodes straight along their width will be in the first 
polysilicon layer. Portions of the second- and third- 
polysilicon-layer gate electrodes overlying the first- 
polysilicon-layer gate electrode 15-4 are cut away in 
FIG. 1 to reveal the shape of that representative first- 
polysilicon-layer gate electrode. 
A set 16 of gate electrodes in the second polysilicon 
layer meander over channel stops 10-1, 10-2, 10-3 and 
across respective ones of the straight gate electrodes in 
con-layer gate electrode and cross-meandering second- 
polysilicon-layer gate electrode pair that crosses the 
charge transfer channel 11. So charge transfer tends to 
be upward in charge transfer channel 11 as depicted in 
In charge transfer channel 12 the second-polysilicon- 
layer gate electrode 16-6 is below the first-polysilicon- 
layer gate electrode in 15-5, as depicted in FIG. 1, but is 
clocked with the next successive clock-phase. This is so 
25 of every straight first-polysilicon-layer gate electrode 
and cross-meandering third-polysilicon-layer gate elec- 
trode pair that crosses the charge transfer channel 12. 
So charge transfer tends to be downward in charge 
transfer channel 12 as depicted in FIG. 1. 
A set 17 of gate electrodes in the third polysilicon 
layer also meander over respective ones of the straight 
gate electrodes in the first polysilicon layer, but mean- 
der in phasing opposite to the second-pol ysilicon layer 
gate electrodes. The odd-suffix gate electrodes 17-1, 
35 17-3, 17-5 of set 17 connect to +cclock phase terminal; 
the even suffix gate electrodes 17-2, 17-4, 17-6 of set 17 
connect to 4 ~ c l o c k  phase terminal. So, in the charge 
transfer channel 11 each first-polysilicon-layer gate 
electrode is followed by respective second- and third- 
40 polysilicon-layer gate electrodes clocked with succes- 
sively later clocking phases in the upward direction in 
FIG. 1, which causes charge transfer in channel 11 to be 
in that upward direction. In charge transfer channel 12 
each first-polysilicon-layer gate electrode is followed 
45 by respective second- and third-polysilicon-layer gate 
electrodes clocked with successively later clocking 
phases in the downward direction in FIG. 1, which 
causes charge transfer in channel 12 to be in that down- 
ward direction. 
FIG. 2 depicts the gate electrode arrangement to 
four-phase clock the adjacent CCD shift registers 11, 12 
for opposite directions of charge transfer. The six- 
phase-clocking gate electrode structure of FIG. 1 is 
modified to omit the third-polysilicon-layer gate elec- 
55 trodes receptive of 4c clock phase and to omit the 
second-layer-polysilicon-layer gate electrodes recep- 
tive of 4~ clock phase. The resulting gate electrode 
structure is compressed along the lengths of the charge 
transfer channels, to eliminate the spacings between 
60 successive gate electrodes and to overlap their edges 
appropriately. 4.4, 4~ and 4~ connections are then 
arranged to receive the successive four phases 41, 42, 
43 and 44 of clocking signal, to transfer charge upward 
in charge transfer channel 11 and downward in charge 
FIG. 3 depicts the gate electrode arrangement to 
five-phase clock the adjacent CCD shift registers 11, 12 
for opposite directions of charge transfer. The six- 
20 FIG. 1. 
30 
50 
65 transfer channel 12. 
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tain the shifting barrier potentials required to keep sepa- 
ration between the charge packets descriptive of re- 
spective image elements. If only the gate electrodes 
receptive of one phase of clocking are biased to erect 
barrier potentials during image integration, the collec- 
tion wells will overflow when dynamic clocking is 
resumed after image integration. (This overflow is dis- 
posed of to the anti-blooming drains in the image regis- 
ter where such drains are used; otherwise, the charge 
packets descriptive of respective image elements are 
admixed, which is undesirable in most imager applica- 
tions.) So the usable charge handling capability of each 
transfer stage is maximum when only two of the clock 
phases are used for erecting barrier potentials during 
times of image integration, as well as during times of 
charge transfer. 
When parallell&d charge transfer channels with 
three-phase clocking during charge transfer (as de- 
scribed above) are used in the image register, there are 
two ways to bias the image register gate electrodes 
during image integration times, while maintaining paral- 
lel alignment of the image elements being sensed in 
adjacent transfer channels. One way biases the mean- 
dering gate electrodes (or the corresponding gate elec- 
phase-clocking gate electrode structure of FIG. 1 is 
modified to omit the first-polysilicon-layer gate elec- 
trodes receptive of $0 clock phase. The resulting gate 
electrode structure is compressed vertically along the 
lengths of the charge transfer channels, to eliminate the 5 
spacings between successive gate electrodes and to 
overlap their edges appropriately. +A, $B, $c, 4, and 
4Fconnections are then arranged to receive the succes- 
sive five phases $1, 42, 43, $4 and $5 of clocking signal, 
to transfer charge upward in charge transfer channel 11 10 
and downward in charge transfer channel 12. 
FIG. 4 in its a, b and c portions shows alternative 
second-polysilicon-layer gate electrode structures that 
can be used when apparatus similar to that of FIG. 1 is 
to be clocked three-phase. FIG. 5 in its a, b, and c por- 15 
tions shows alternative third-polysilicon-layer gate 
electrode structures that can be used when apparatus 
similar to that of FIG. 1 is to be clocked three-phase. 
Straightforward connection of $A and $DtO receive 41, 
connection of 4~ and 
of $cand $Fto receive $3 in FIG. 1 will result in having 
second- and third-layer-polysilicon gate electrode 
structures as shown in FIGS. 4a and 5a. 
Modifying that parallelled CCD shift register ar- 
to receive $2, and connection 20 
rangement to replace the second- and third-layer- 25 trode structures) to erect barrier potentials in the por- 
polysilicon gate electrode structures of FIGS. 4a and Sa tions of the charge transfer channels under them, while 
with those of FIGS. 4b and 5b is an advantageous way biasing the gate electrodes straight along their widths to 
to provide for three-phase clocking. With this modifica- induce wells for photocharge in the portions of the 
tion the second- and third-polysilicon-layer gate elec- charge transfer channels under them. The other way is 
trodes cross-meander only across each other and not 30 to reverse these bias conditions. These two ways of 
across the first-polysilicon-layer gate electrodes. The biasing during image integration times have a half- 
steepness of the diagonal connections in the channel image-element offset between their respective image 
stop regions is less severe, and these connections thus elements, and they can be alternated field-to-field to 
widen to provide lower resistance along the width of provide interlaced image sampling. 
the gate electrodes. This lowers the RC time constants 35 When parallelled charge transfer channels with four- 
associated with the gate electrodes and permits a higher phase or six-phase clocking during charge transfer (as 
clocking rate with less clocking power consumption. described above) are used in the image register, parallel 
FIG. 4c' shows a second-polysilicon-layer gate elec- alignment of image elements is achieved by biasing at 
trode structure close to that resulting when both the least one of the two sets of gate electrodes straight 
types of cross-over in FIGS. 4a and 4b are used to- 40 along their width and receptive of a phase of clocking 
gether. Its RC time constant tends to be somewhat signal, so as to erect barrier potentials during image 
lower than that of the FIG. 4a or 46 configuration. intetgration times in the portions of the charge transfer 
Inasmuch as the semiconductor substrate in which the channels thereunder. Where only one set of straight 
charge transfer channels repose is shielded from the electrodes is so biased during each image integration 
electrostatic induction of the third-polysilicon-layer 45 time, the sets may be alternately so biased thus to pro- 
electrodes by the first- and second-polysilicon-layer vide interlace. When dynamic clocking is resumed, 
electrodes, the gate electrode structures of FIGS. 5a there may be spill-over of excess collected photocharge. 
and 5b can be replaced by a simple sheet electrode per Both sets of straight electrodes are biased to erect bar- 
FIG. 5c. The variant gate electrode structures of FIGS. rier potentials during image integration, which desir- 
4c and 5c may replace respective gate electrode struc- 50 ably reduces dark current collection. Then, prior to 
tures of FIG. 2 in corresponding layers of polysilicon. resumption of dynamic clocking, one clock phase is 
When the parallelled charge transfer channels with dropped to eliminate the induction of barrier potential 
multi-phase clocking during charge transfer as de- in the portions of the charge transfer channels thereun- 
scribed above are used in the image register of an der. There will be no excess of collected photocharge to 
imager, during image integration time the dynamic 55 spill over. The dropped phase may be alternated from 
multi-phase clocking is halted and a static multi-phase field to field to provide interlaced image sampling. 
clocking is maintained. Generally speaking, the charge When parallelled charge transfer channels with five- 
collecting capability of each multi-phase-clocked phase clocking during charge transfer (as described 
charge transfer stage increases with decrease in the above) are used in an image register, and where field-to- 
number of gate electrodes biased throughout image 60 field interlace of image samples is not used, it is advanta- 
integration so as to erect barrier potential in the por- geous during image integration to bias only the inter- 
tions of the charge transfer channels thereunder. This laced pairs of meandering gate electrodes (e.g., those 
comes about because of the concomitant increase in the receptive of $c and 4, clock phases in FIG. 3) so as to 
number of remaining gate electrodes available to be erect barrier potentials in the portions of the charge 
biased during image integration to maintain a well for 65 transfer channels thereunder. Image integration can 
collection of photocharge in the portions of the charge then be carried forward by simply halting dynamic 
transfer channels thereunder. However, during charge clocking during image integration times, without hav- 
transfer at least two clock phases must be used to main- ing to change the pattern of clocking signals as between 
7 
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static clocking and normal dynamic clocking. There is 
no spill-over of excess collected photochange. Where 
interlace of image samples from field to field is to be 
used, the way of image integration just described can be 
alternated with a way of image integration wherein 5 
only the gate electrodes straight along their width are 
biased to erect potential barriers in the portions of the 
charge transfer channels thereunder. When dynamic 
clocking is resumed, there may be some spill-over of 
In implementing the invention in smaller CCD arrays 
or ones clocked at slower clock rates, one may form the 
upper most gate electrodes in the top metallization 
rather than using a third polysilicon layer. But, in larger 
CCD arrays operated at faster clock rates, there is a 15 
practical necessity to connect the CCD electrodes to 
top metallization busses at frequent spatial intervals. 
This is done to keep the undesirable effects of gate 
electrode resistance under control, and it precludes the 
formation of uppermost gate electrodes in the top met- 20 
allization. 
excess collected photocharge. 10 
What is claimed is: 
1. In combination: 
a clock signal generator for generating plural-phase 
clock signals; 25 
a semiconductor substrate including a plurality of 
charge transfer channels formed in a major surface 
thereof; 
a first conductive layer insulated from and overlying 
said major surface, said first conductive layer hav- 30 
ing gaps therein for defining a first plurality of gate 
electrodes in said first conductive layer which 
cross the length of said charge transfer channels at 
regularly spaced intervals and are straight across 
their width so as to be aligned in adjacent ones of 35 
said charge transfer channels; 
second and third conductive layers insulated from 
each other and insulated' from and successively 
overlying said first conductive layer, with the first 
conductive layer being closest to said major sur- 40 
face of said substrate, including second and third 
pluralities of gate electrodes, respectively, which 
meander across corresponding ones of said first 
plurality of gate electrodes so as to be on opposite 
sides of said corresponding ones of said first plural- 45 
ity of gate electrodes in adjacent ones of said plu- 
rality of charge transfer channels; and 
means for applying respective phases of said plural- 
phase clock signal to said first, second and third 
pluralities of gate electrodes such that the direction 50 
of charge transfer along the length of one charge 
transfer channel is opposite the direction of charge 
transfer along the length of a charge transfer chan- 
nel adjacent said one charge transfer channel. 
55 
166 
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2. The combination of claim 1, wherein: 
said clock signal generator develops a three-phase 
clock signal; and 
said first, second and third conductive layers receive 
first, second and third phases, respectively, of said 
three-phase clock signal. 
3. A combination as set forth in claim 1 wherein: 
said clock signal is a four-phase clock signal; 
said first conductive layer has gaps therein for defin- 
ing a fourth plurality of gate electrodes in said first 
conductive layer, said fourth plurality of gate elec- 
trodes crossing the length of said charge transfer 
channels at regularly spaced intervals and being 
straight across there with so as to be aligned in 
adjacent ones of said charge transfer channels; and 
said first, second, third and fourth plurality of gate 
electrodes are receptive of first, second, fourth and 
third phases of said four-phase clock signal, respec- 
tively. 
4. A combination as set forth in claim 1 wherein: 
said clock signal is five-phase; and 
said second and third conductive layers define fourth 
and fifth pluralities of gate electrodes in said sec- 
ond and third conductive layers, respectively, re- 
spective ones of which meander across each other 
as they cross adjacent ones of said charge transfer 
channels and are positioned between successive 
gate electrodes of said first plurality. 
5. A combination as set forth in claim 4 wherein: 
said first, second, third, fourth and fifth pluralities of 
gate electrodes are receptive of first, second, fifth, 
fourth and third phases of said clock signal, respec- 
tively. 
6.  A combination as set forth in claim 1 wherein: 
said clock signal is a six-phase clock signal; and 
said first, second and third conductive layers define 
fourth, fifth and sixth pluralities of gate electrodes, 
respectively, said fourth plurality of gate elec- 
trodes crossing the length of said charge transfer 
channels at regular intervals and being straight 
across their width so as to be aligned in adjacent 
ones of said charge transfer channels and respec- 
tive ones of said fifth and sixth plurality of gate 
electrodes meandering across corresponding ones 
of said fourth plurality of gate electrodes so as to be 
on opposite sides of said corresponding ones of said 
fourth plurality of gate electrodes in adjacent ones 
of said plurality of charge transfer channels. 
7. A combination as set forth in claim 6 wherein: 
said first, second, third, fourth, fifth and sixth plural- 
ity of gate electrodes are receptive of first, second, 
sixth, fourth, fifth, and third phases of said clock 
signal, respectively. * * * * *  
60 
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